Three-dimensional (3D) integrated circuits (ICs) offer considerable advantages over traditional 2D IC designs by offering increased signal speeds and lower operation power, and by combining multiple technology functions in a lowvolume, stacked design. The design complexity of 3D ICs introduces an increased sensitivity of operation and reliability due to the thermomechanical interactions among their multilevel components. Therefore, physical modeling has become a critical task in the design phase of 3D ICs to manage and reduce these sensitivities, and to increase yield and reliability. In this paper, we develop and employ a high-fidelity, 3D finite element modeling framework to examine the thermomechanical response of 3D IC interconnects. We demonstrate attributes of our framework on a back-end-ofthe-line via chain. First, we generate geometry using process definitions, develop a parameterized mesh, and identify material parameters from characterization experiments. Then, using advanced, massively parallel computational resources, we simulate fabrication steps to approximate the stresses and deformations experienced by the microstructure as a result of processing temperatures. Ultimately, our modeling approach provides a capability to assess the thermomechanical response of 3D IC components and provides a basis for designing structures robust to fabrication and processing variations.
Introduction
Three-dimensional (3D) integrated circuits (ICs) offer considerable advantages by offering increased signal speeds and lower operation power, and by combining multiple technology functions in a low-volume stacked design. Threedimensional integration increases the number of potential inter-chip interconnections while reducing interconnection complexity and cost. The design complexity of 3D ICs introduces an increased sensitivity of operation and reliability due to the thermomechanical interactions among their multilevel components [29] . Therefore, mechanical modeling has become a critical consideration in the design phase of 3D ICs to manage and reduce these sensitivities, and to increase yield and reliability [12, 14, 31] . Progress has been made in the simulation of the thermomechanical response of 3D ICs, primarily utilizing finite element methods in two and three dimensions [2, 3, 6, 8, 18] .
In this paper, we develop and employ a high-fidelity, 3D finite element modeling framework to examine the thermomechanical response of 3D IC interconnects. The modeling process involves three primary steps. In the first, we generate a highly detailed, parameterized geometrical representation of the structure. To accommodate all design features, we use the design layout files and process definitions as the basis of the 3D virtual geometry. The parameterization allows for the quantification of geometric variations encountered due to processing integration complexities and variability. In the second step, we develop a hexahedral mesh to enable high-fidelity finite element analysis of all layers. In the third step, we simulate the physical behavior of the body.
To assess process-induced variations and thermomechanical properties of the materials, we conduct scanning electron microscope (SEM) and transmission electron microscope (TEM) imaging, temperature-controlled wafer curvature measurements, and nanoindentation. After identifying key material parameters, we simulate fabrication steps using a 3D finite element code with temperaturedependent material elasticity and plasticity. We utilize advanced, massively parallel computational resources to manage the detailed mesh and solve for 3D stresses and deformation over multiple thermal load steps. The simulation results allow us to identify structural issues, down to the nanometer scale, that cannot be detected nondestructively and to propose design modifications to mitigate any undesired device behavior. Ultimately, our modeling approach provides a capability to assess the thermomechanical response of 3D IC components and provides a basis for designing structures robust to fabrication and processing variations.
In the first section, we describe a test vehicle we use to demonstrate our modeling capability. In the second section, we describe how we generate a geometrical representation of our fabricated microstructure. In the third section, we describe how we discretize the geometry for computational analysis. In the fourth section, we summarize the mechanics code and constitutive models. In the fifth section, we identify input for the model, which includes characterization of our materials. Finally, in the last section, we describe results of our thermomechanical analysis.
3D Test Vehicle
We demonstrate attributes of our framework on a via chain structure that is typical of the back-end-of-line (BEOL) of a 3D IC. SEM images of the fabricated chains are shown in Figure 1 . The via chain consists of a repeating structure with vias connected by wires in three dimensions. The asdesigned vias are 1µm tall and 500nm in diameter, and the chains are hundreds of microns long. The vias contain tungsten plugs surrounded by thin layers of titanium (20 nm) and titanium nitride (50 nm). Wires 700 nm thick, 900 nm wide, and 2.3 µm long are comprised of aluminum copper with thin layers of Ti (20  nm) and TiN (50 nm) on the bottom and TiN (100 nm) on the top. The wires are linked together by the vias through the plane, thus forming the chains. The rectangular wires can be seen in plan view in Figure 1a . The entire chain is encased by SiO 2 . Our goal is to estimate the state of stress and deformation of the BEOL via chain at room temperature, as a result of processing temperature history.
3D Virtual Geometry
The first step in our modeling framework is to generate an accurate 3D geometrical representation of the microstructure. A highly accurate representation can be created by replicating the fabrication process virtually in dedicated modelers [9, 20] . The modelers take as input the design layout information, such as GDSII database files, and then build 3D geometry from the series of planar geometric shapes. For structures with many levels and steps, such as with 3D IC, this process requires significant computational resources. Therefore, we use the Sandia MEMS 3D Modeler, which executes in a distributed fashion on a multi-processor system [15] . Figure 2 illustrates the 3D geometry of a region of the die generated from 2D layout files for the via chain studied in this paper.
The resulting 3D geometry represents as-drafted features. As is typical, the raw geometry misses some key fabricated features. Therefore, we use optical, SEM, and TEM images, such as those in Figure 1 , and our technical knowledge base to modify the raw geometry to better resemble as-fabricated chains. For example, we rounded the edges of the wires and vias, which were drawn with sharp corners. We also programmed a variable taper to the frustum-shaped vias along their thickness, since variation is observed in our test vehicle and the overall taper is controlled in fabrication. We employ the CUBIT software environment [17] to modify the as-drawn geometry since it is also the environment in which we mesh. This is important, since, any modifications or parameterizations we perform on the geometry must be compatible with the meshing step. Figure 3 illustrates the final geometry and the materials of the primary layers.
Mesh Generation
After generating geometry similar to the as-fabricated structure, further modification is necessary to enable a good quality mesh. In this paper, we assume the components are perfectly bonded and that there are no contacting surfaces. Thus, we require a contiguous mesh. Moreover, while employing 3D tetrahedral elements enables nearly completely automatic meshing, we choose to use 8-node hexahedral elements due to their superiority in analyzing stresses in layered structures [1, 30] . Since geometry decomposition is critical to enabling a contiguous mesh of hexahedral elements, we use the CUBIT Geometry and Mesh Generation Toolkit to decompose the 3D geometry, in addition to modifying geometry as described in the previous section.
Creating hexahedral elements that are cube-like enables more accurate structural analysis. Among numerous quality metrics, element aspect ratios (largest to smallest dimensions) in the range of one to five are typically desired. As with most 3D IC structures, our via chain has features ranging in thickness from nanometers to microns. Since maintaining a contiguous mesh with aspect ratios near unity necessitates a mesh whose elements are as small as the smallest feature, our mesh could be unreasonably large. Therefore, our mesh is adaptive at the component level by establishing multiple elements thru each layer and by allowing larger aspect ratios in regions away from areas of interest.
For the analysis in this paper, we selected a chain of three vias and our final mesh of 250000 elements is shown in Figure 4 . We created the smallest elements in the via regions, shown in Figure 4b and the average aspect ratio over the entire mesh is 2.3. Using mesh quality tools in CUBIT, we deemed the mesh to be suitable for analysis. We note that we maintained a thick layer of SiO 2 beneath the via chain, shown in Figure 4a , in order to provide a natural boundary condition for the chain in the thermomechanical analysis. In the next section, we describe the models that utilize our mesh.
Finite Element and Constitutive Models
To predict mechanical behavior of the via chain, we use Adagio, a 3D nonlinear, implicit, quasi-static mechanics finite element model (FEM) code [16] . Adagio is built on the SIERRA framework, which provides data management in a parallel computing environment that allows the addition of capabilities in a modular fashion [26] . While focusing in this paper on mechanics simulations with thermal input, our intent is ultimately to simulate multiple physical phenomena, including time dependent gradients in electrical, thermal and mechanical environments, in a coupled fashion. The SIERRA framework facilitates our coupling of other physics in subsequent analyses.
Within Adagio, the constitutive material models that we use are dependent on the particular materials.
Our microstructure is composed of thin film SiO 2 , Al-Cu, TiN, Ti, and W. The oxide is deposited by means of high density plasma (HDP) enhanced chemical vapor deposition (CVD). The Al-Cu contains 0.5 wt% Cu and is deposited by physical vapor deposition (PVD). The Ti and TiN are deposited by PVD also. Finally, W is deposited by CVD. Given the expected behavior of these materials and assuming the materials are isotropic, we choose a linear elastic constitutive model for the SiO 2 , and a linear elastic-plastic constitutive model with linear hardening for the remaining materials.
Therefore, the material properties required are as follows. The elastic model requires knowledge of Young's modulus and Poisson's ratio. The elastic-plastic model requires knowledge of Young's modulus, Poisson's ratio, yield strength, and hardening modulus. Since we wish to simulate the effect of temperature changes, the coefficient of thermal expansion (CTE) of each material is also required. Each of these properties can depend on temperature. In particular, since SiO 2 occupies the largest volume and Al-Cu properties are sensitive to elevated temperatures, we choose to take into account the temperature-dependence of the CTE of SiO 2 and the modulus, yield strength, and CTE of Al-Cu. The properties of the other materials are not known to vary significantly with temperature. With geometry, a mesh, and FEM established, our next step is to identify values for the material parameters.
Materials Characterization
Identifying material properties for thin films is an involved process that is critical to the fidelity and utility of model-based simulations. In this section, we summarize the characterization of the materials in order to identify the aforementioned material properties. Our characterization tools include nanoindentation and temperature-controlled wafer curvature measurements and we aim to identify the Young's modulus, Poisson ratio, and CTE.
The properties of thin films used in IC manufacture can depend highly on processing and thickness. Therefore, we deposited relevant films at thicknesses identical to those in the fabricated via chain. Each film was deposited on (100) silicon substrates that are 675 µm thick.
The nanoindentation measurements were conducted at room temperature on a NANO Indenter XP with a Berkovichshaped diamond tip. The materials tested were SiO 2 (1 µm), Al-Cu (1.2 µm), and W (1 µm). The SiO 2 and W films were indented 32 times each and the Al-Cu film was indented 64 times up to depths of 250 nm. Given the diamond tip properties and calculations at each recorded depth point, nanoindentation provides an estimate of the reduced modulus of the thin film [21, 23] ,
where E and  are the Young's modulus and Poisson ratio of the film. Therefore, only if  is known can the modulus of the film be determined from nanoindentation alone. The reduced modulus for each film is averaged for each test over an indenter depth range of 5-10% of film thickness to filter out the effect of the substrate on the measurements. The average results are listed in Table 1 along with their coefficient of variation (CV). Although the average values are consistent with published values, the metals have rather large variation in their moduli. The large variation is primarily due to surface roughness and pop-in events associated with the indention of thin metal films [5] .
Complementary measurements of wafer curvature were measured for SiO 2 , Al-Cu, TiN, Ti, and W films. For each material, films of multiple thicknesses were measured. After deposition, the blanket films on the substrates were measured in a Flexus 2320s at controlled temperatures from 22 C to 300 C at a ramp rate of 6 C/min. In each test, the samples were heated and subsequently cooled.
A formula for the curvature of the wafer at a given temperature can be derived in terms of the material properties of the substrate and film coating [7, 10] .
is the ratio of coating thickness h c to substrate thickness h s , R 0 is the radius of curvature at the first recorded temperature T 0 ,  s (T) is the thermal strain of the substrate as a function of temperature T, and  c is the linear CTE of the film. The 
We employ the convention that negative curvature corresponds with the wafer bending convex down (away from sensor, towards supporting surface) and positive curvature corresponds with the wafer bending concave up. In (2), we have written the curvature assuming unknown film parameters c E and  c , and all other parameters known. As discussed in [7] , measurements of K(T) of the same material with various film thicknesses provides a means of estimating the unknown parameters. For each film, we estimate the film biaxial modulus and CTE using a least-squares fitting routine that fits (2) to measured curvatures of multiple film thicknesses. The substrate properties are listed in Table 2 .
As mentioned in the previous section, we desire a temperature-dependent CTE for SiO 2 and modulus and CTE for Al-Cu. Given the trends discussed in [22, 24] , we accounted for a parameterized increase in CTE and decrease in modulus: Figure 5 illustrates the fit for the cooling portion of the SiO 2 curvature data.
The modeled curvature matches the experiment data very closely using a single fit CTE and biaxial modulus to predict both thickness cases. Similar to nanoindentation with unknown Poisson ratio, only the biaxial modulus can be estimated from our wafer curvature measurements. However, the ratio of the reduced modulus and the biaxial modulus is sufficient to estimate both the Young's modulus and Poisson ratio simultaneously. Using (1) and (4), we have With the average reduced modulus, we calculate the Young's modulus and Poisson ratio for SiO 2 , Al-Cu, and W. Since nanoindentation measurements were not available for the Ti and TiN films, we used book values for their Poisson ratios.
Finally, we use published values for the yield strength and approximate the hardening moduli as 1% of the Young's modulus [4, 11, 13, 23] . We approximate the decrease in yield strength of Al-Cu with heating as we do the modulus in (7). In summary, the material parameters we identified for the FEM are listed in Table 3 .
3D Simulation of Fabrication-induced Stresses
In this section, we estimate the stress and deformation state of the via chain as a result of fabrication. To conduct the simulations, we require the mesh and material properties discussed in the previous sections, in addition to boundary conditions and a prescribed load history. We choose boundary conditions that approximate those of a via chain formed on a wafer, away from edges. For example, the ends of the three-link via chain are assigned symmetry boundary conditions to approximate the chain continuing on either side. Furthermore, to eliminate rigid body modes, the bottom surface of the thick SiO 2 layer is allowed to expand, but rotation and translation is fixed. The prescribed loads are thermal loads brought about by processing temperatures governed by the process definition. The ordered material deposition steps and associated processing temperatures are illustrated in Figure 6 .
Similar to [31] , we simulate fabrication by numerically instantiating finite elements at the step when their associated layers are deposited. For this static simulation, we approximate the temperature distribution as isothermal. Each of quarter million finite elements has six degrees of freedom for which stress and deformation are calculated. To accommodate this large problem over hundreds of load steps, we utilize the SIERRA framework [25] to distribute the Adagio simulation on 256 2.2 GHz processors. The results of the simulation provide an estimate of the internal stresses and deformations that can develop in the devices as a result of processing temperature history.
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The key results are as follows. After processing, the structure is primarily in tension and has a maximum residual deformation of 13nm.
The region of the structure undergoing the largest stresses is the bottom level of the via chain, which is fabricated first. It is in this region that the AlCu yields plastically, the yield strength in Ti is nearly exceeded, and the TiN layers capping the Al-Cu wires undergo the peak von Mises stresses of 2.3 GPa. The evolution of peak von Mises stress, a measure of distortion energy, in each material is plotted in Figure 7 . Zero stress is plotted where the material does not yet exist and plateaus in the curves indicate relaxation due to yield. Figure 8 shows the distribution of maximum principal stress throughout the bottom level. Isolated regions of the TiN at the Al-Cu interface are in compression. The resulting equivalent plastic strain, a measure of the amount of permanent strain, is confined to the Al-Cu in the bottom level and peaks at 11%.
The resulting stress in the vias is maximal at the ends. Figure 9 shows the final distribution of axial stress along the vias. The displacements are magnified two times to highlight the distortion. Figures 9ab illustrate that the tungsten plug is being pulled away from the wires, with the bottoms of the vias pulled up and the tops pulled down. This estimated stress distribution, which concurs with the theoretical work in [19] , may lead to interconnect failure. Although failure analysis has not been performed on our structure, failure due to stress-induced voiding under the tungsten plugs is investigated in [27, 28] . Finally, the CTE and modulus mismatch leads to a potential shearing among the via layers due to opposing axial stresses. Figure 9 shows that the outer Ti and W surfaces are in axial tension near the bottom, while the TiN layer is in axial compression. Therefore, a refined analysis of this region is warranted. Subsequent studies will focus on the via design, such as taper angle and length, to minimize these process-induced stresses. 
Conclusions
We have developed a high-fidelity, 3D finite element modeling framework to examine the thermomechanical response of 3D IC interconnects. We demonstrated our modeling capability on a via chain fabricated in a BEOL process.
First, we generated geometry using process definitions, developed a detailed, parameterized, 3D hexagonal mesh, and identified material parameters from nanoindentation and temperature-controlled film curvature experiments. Then, using advanced, massively parallel computational resources, we simulated fabrication steps to approximate the stresses and deformations experienced by the microstructure as a result of temperature excursions during processing. Our simulation results indicate that the Al-Cu wires yield early in the process sequence and that the vias undergo strong interactions that may negatively impact the reliability of the interconnects. Ultimately, our modeling approach provides a capability to assess the thermomechanical response of 3D IC components and provides a basis for designing structures robust to fabrication and processing variations.
Our FEM provides qualitative analysis of the internal interactions of 3D integration components. To enable quantitative predictions, comparison of the physical behavior estimated by the FEM to observations and further material characterization is underway.
In particular, refined nanoindentation experiments are necessary to reduce measurement uncertainty. Moreover, while our present parameterized mesh already accounts for small features, a mesh refinement study is prudent to guarantee numerical convergence, especially in the thinnest layers. A refined mesh will necessitate improved grading of element sizes from small to large features. Finally, given the uncertainty in the model parameters, it is prudent to conduct a sensitivity analysis of both the geometry and material properties to enhance utility of the model and aid in design studies.
